

FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D

654777-00000000






FIG. 6




FIG. 7B

03450000 1 00000000




FIG. 7A





FIG. 7C






FIG. 9




FIG. 11




FIG. 12A




FIG. 12B




FIG. 12C

55477 0000400




FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14C





FIG. 14B







FIG. 15






FIG. 17




FIG. 18A




FIG. 18B

• PIXEL T_L IS DELAYED BY 3ms BECAUSE OF WRITE TIME




FIG. 19A





FIG. 19B






FIG. 21



FIG. 22




FIG. 24




FIG. 25




FIG. 26




FIG. 27A




FIG. 27B




FIG. 27C




FIG. 27D




FIG. 27E






FIG. 27F

054400000 103499



538
↓




FIG. 27G






FIG. 28A

664727 00000460




FIG. 28B




FIG. 28C




FIG. 29A




FIG. 29B




FIG. 29C




FIG. 29D




FIG. 30

MORE




FIG. 31.




FIG. 32

654T2T 00609450




FIG. 33




FIG. 34A





FIG. 34B






FIG. 35A




FIG. 35B

6547727 09609450

720




FIG. 36

65477 0960460




FIG. 37A






FIG 37B




FIG. 38A




FIG. 38B





FIG. 39A






FIG. 39B2

Input Pixel Stream




FIG. 39C 9:8 Horizontal Scaling by Interpolation

Input Lines

6:5 Scaled Lines




FIG. 39D 6:5 Vertical Scaling by Interpolation

20160306 14:39 65477 00509460

Figure 1 illustrates the proposed 24-bit to 16-bit bus conversion architecture. It shows three 8-bit inputs (R0-R5, G0-G5, B0-B5) at 6.75 MHz being converted into a 16-bit output stream at 13.5 MHz. The conversion is done by interleaving the inputs into a single 16-bit word, with some bits being zeroed out (indicated by 'X' in the diagram).

FIG. 39E Pixel Pairing

[illegible]




FIG. 40A




FIG. 40C




FIG. 40D

FIG. 40B




FIG. 41




FIG. 42





FIG. 43

FIG. 44



05460560 121499




FIG. 45




FIG. 46




FIG. 47




FIG. 48

554722 09509460




FIG. 49A




FIG. 49B

03460360-121499




FIG. 49C




FIG. 50




Fig. 51